

**Claims**

What is claimed is:

1        1. A finite impulse response filter cell, having at least three inputs and at  
2 least two outputs, the finite impulse response filter cell coupled to receive a clocking  
3 signal, comprising:

4              a multiplexer having at least two multiplexer inputs and an output, the  
5 multiplexer operable at substantially half the clocking signal rate, each of the at least  
6 two multiplexer inputs coupled to one of the at least three inputs of the finite impulse  
7 response filter cell;

8              a multiplier including an output and at least two multiplier inputs, the first  
9 multiplier input receiving a coefficient signal representing a FIR coefficient, the  
10 second multiplier input coupled to one of the at least three inputs of the finite  
11 impulse response filter cell;

12             a summer having at least two summer inputs and an output, the first and  
13 second summer inputs coupled to receive the multiplexer output and the multiplier  
14 output; and

15             at least two slave sample and hold circuits each having a slave input and a  
16 slave output, the at least two slave inputs of the plurality coupled to the summer  
17 output, the at least two slave outputs couple to form the at least two outputs of the  
18 finite impulse response filter cell, each slave sample and hold circuit operable at  
19 substantially half the clocking signal rate.

1        2. The finite impulse response filter of claim 1, wherein each coefficient  
2 signal comprises a digital value.

1        3. The finite impulse response filter of claim 1 further comprises a  
2 conversion circuitry coupled to the second multiplier input, the conversion circuitry  
3 operable to convert a digital value at the second multiplier input into an analog  
4 signal.

1       4. A finite impulse response filter cell, having at least two inputs and an  
2 output, the finite impulse response filter cell coupled to receive a clocking signal,  
3 comprising:

4           a multiplier including an output and at least two multiplier inputs, the first  
5 multiplier input receiving a coefficient signal representing a FIR coefficient, the  
6 second multiplier input coupled to one of the at least two inputs of the finite impulse  
7 response filter cell;

8           a summer having at least two summer inputs and an output, the first summer  
9 input coupled to receive the multiplier output, the second summer input coupled to  
10 one of the at least two inputs of the finite impulse response filter cell;

11          at least two slave sample and hold circuits each having a slave input and a  
12 slave output, the at least two slave inputs coupled to the summer output, each slave  
13 sample and hold circuit operable at half the clocking signal rate; and

14          a multiplexer having at least two multiplexer inputs and an output, each of the  
15 at least two slave outputs coupled to one of the at least two multiplexer inputs, the  
16 multiplexer operable at half the clocking signal rate, the multiplexer output couples  
17 to form the output of the finite impulse response filter cell.

1       5. The finite impulse response filter of claim 4, wherein each coefficient  
2 signal comprises a digital value.

1       6. The finite impulse response filter of claim 4, further comprises a  
2 conversion circuitry coupled to the second multiplier input, the conversion circuitry  
3 operable to convert a digital value at the second multiplier input into an analog  
4 signal.

1       7. A finite impulse response filter having an input and an output,  
2 comprising:

3           a master sample and hold circuit including a master input and a master  
4 output, the master input coupled to form the input of the finite impulse response

5 filter, the master sample and hold circuit operable to sample a first input signal and  
6 hold the value of the first input signal on the master output for a first predetermined  
7 period of time, the master sample and hold circuit operable at a clock speed;

8               at least two slave sample and hold circuits, each of the at least two  
9 slave sample and hold circuits comprising a slave input and a slave output, each  
10 the at least two slave inputs coupled to the master output, each of the at least two  
11 sample and hold circuits operable to sample the master output signal and hold the  
12 value of the signal on the plurality of slave outputs for a second predetermined  
13 period of time, the at least two slave sample and hold circuits operable at  
14 substantially  $1/k$  times the clock speed of the master sample and hold circuit, where  
15  $k$  equals the number of slave sample and hold circuits;

16               a first multiplexer, having at least two first multiplexer inputs and a first  
17 multiplexer output, each of the at least two first multiplexer inputs coupled to one of  
18 the at least two slave outputs, the first multiplexer operable at substantially  $1/k$  times  
19 the clock speed of the master sample and hold circuit; and

20               at least one tap block having a tap block input and a tap block output,  
21 the tap block input coupled to the first multiplexer output, the at least one tap block,  
22 comprising,

23               a multiplier having a first and a second multiplier input and an  
24 multiplier output, the first multiplier input coupled to the tap block input, the second  
25 multiplier input coupled to receive a coefficient signal representing a FIR coefficient,

26               a summer including an output and a first and a second summer input,  
27 the first input coupled to the multiplier output,

28               at least two slave sample and hold circuits, each of the at least two  
29 slave sample and hold circuits comprising a slave input and a slave output, each  
30 the at least two slave inputs coupled to the summer output, the at least two slave  
31 sample and hold circuits operable at substantially  $1/k$  times the clock speed of the  
32 master sample and hold circuit, where  $k$  equals the number of slave sample and  
33 hold circuits,

34                   a second multiplexer, having at least two second multiplexer inputs  
35        and a second multiplexer output, each of the at least two second multiplexer inputs  
36        coupled to one of the at least two slave outputs of the tap block, the second  
37        multiplexer operable at substantially  $1/k$  times the clock speed of the master sample  
38        and hold circuit, the second multiplexer output coupled to form the tap block output,  
39        the tap block output couples to form a filter output.

1               8.     The finite impulse response filter of claim 7, wherein each coefficient  
2        signal comprises a digital value.

1               9.     The finite impulse response filter of claim 7, further comprises a  
2        conversion circuitry coupled to the second multiplier input, the conversion circuitry  
3        operable to convert a digital value at the second multiplier input into an analog  
4        signal.

1               10.    An finite impulse response filter having an output, comprising:  
2                   a master sample and hold circuit including a master input and a master  
3        output, the master input coupled to the input of the finite impulse response filter, the  
4        master sample and hold circuit operable to sample a first input signal and hold the  
5        value of the first input signal on the master output for a first predetermined period of  
6        time, the master sample and hold circuit operable at a clock speed;

7                   a plurality of slave sample and hold circuits, each of the plurality of  
8        slave sample and hold circuits comprising a slave input and a slave output, each of  
9        the plurality of sample and hold circuits operable to sample a signal and hold the  
10      value of the signal on the plurality of slave outputs for a second predetermined  
11      period of time, the plurality of slave sample and hold circuits operable at  
12      substantially half the clock speed of the master sample and hold circuit;

13                  a first pair of the plurality of slave sample and hold circuits having each  
14      slave input directly connected to the master output;

15                   a plurality of multiplexers, each comprising at least a first and second  
16 multiplexer input and an multiplexer output, the first multiplexer operable at  
17 substantially half times the clock speed of the master sample and hold circuit, each  
18 first and second multiplexer inputs coupled to one pair of slave outputs;

19                   a plurality of multipliers, each of the plurality of multipliers including an  
20 output and a first and a second multiplier input, each first multiplier input receiving a  
21 coefficient signal representing a FIR coefficient, each second multiplier input  
22 coupled to the output of the first multiplexer of the plurality of multiplexers; and

23                   a plurality of summers, each of the summers including an output and a  
24 first and a second summer input, each first summer input coupled to one of the  
25 plurality of multiplier outputs, the second summer input of the first summer couples  
26 to ground, each remaining second summer inputs coupled to one of the plurality of  
27 multiplexer outputs, each pair of slave inputs succeeding the first pair of slave inputs  
28 connected to one of the plurality of summer outputs;

29                   the number of plurality of slave sample and hold circuits equals  $2N$ , the  
30 number of plurality of multiplexers equals  $N$ , the number of plurality of summers  
31 equals  $N$ , the number of plurality of multipliers  $N+2$ ;

32                   the multiplexer output of the last one of the plurality of multiplexers  
33 couples to form the output of the finite impulse response filter.

1                 11. The finite impulse response filter of claim 10, wherein each coefficient  
2 signal comprises a digital value.

1                 12. The finite impulse response filter of claim 10, further comprises a  
2 conversion circuitry coupled to the second multiplier input, the conversion circuitry  
3 operable to convert a digital value at the second multiplier input into an analog  
4 signal.

1                 13. A method of making an finite impulse response filter which has an  
2 output, comprising the steps of:

3               coupling an input signal to a master input of a master sample and hold  
4       circuit;  
5               directly connecting a master output of the master sample and hold  
6       circuit to a plurality of slave sample and hold circuits;  
7               multiplexing the plurality of slave sample and hold circuit output  
8       signals;  
9               directly connecting the multiplexed output to at least one tap block cell  
10      having a first and second input and an output, including a multiplier, a summer, a  
11      plurality of slave sample and hold circuits and a multiplexer;  
12               supplying a fixed tap coefficient signal to an input of the multiplier;  
13               multiplying the first input of the tap block cell and the fixed tap  
14      coefficient signal;  
15               summing an output of the multiplier with the second input of the tap  
16      block cell;  
17               connecting an output of the summer to the inputs of the plurality of  
18      slave sample and hold inputs of the tap block cell;  
19               connecting the slave outputs of the plurality of slave sample and hold  
20      circuits to the plurality of multiplexer inputs of the multiplexer in the tap block; and  
21               multiplexing the slave output signals to generate the finite impulse  
22      response filter output.

1               14.     The method of claim 13, wherein the first input of the first tap block cell  
2      is grounded.